Iguchi Yukihiro
Department Undergraduate School , School of Science and Technology Position Professor |
|
Language | English |
Publication Date | 2005/04 |
Type | International Conference |
Title | Programmable logic device with an 8-stage cascade of 64K-bit asynchronous SRAMs |
Contribution Type | Co-authored (other than first author) |
Journal | Cool Chips VIII, IEEE Symposium on Low-Power and High-Speed Chips |
Author and coauthor | K. Nakamura, T. Sasao, M. Matsuura, K. Tanaka, K. Yoshizumi, H. Qin, and Y. Iguchi |
Details | LUTカスケードチップについて述べる。 |